FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO.	SERIAL NO.
500.28166CX2	N ty tassigned
APPLICANT HOTTA, et al	
FILING DATE	GROUP

2152

U.S. PATENT DOCUMENTS

May 14, 2001

EXAMINER NITIAL	DOCUMENT NUMBER							DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
CV	4	7	2	2	0	5	0.	1/88	Lee et al	395	375	
n	4	6_	2	0_	2	7	5	10/86	Wallach et al	395	800	
a	3	6	1	4	7	4	5	10/71	Podia et al	395	650	
a	4	9	2	8	2	2	6	5/90	Kamada et al	364	200	
2	3	7	7	1	-1	3	8	11/73	Celtruda et al			
1	4	6	7	7	5	4	5	6/87	Blahut			
	-				:							

FOREIGN PATENT DOCUMENTS

			DOC	UMENT N	IUMBER			DATE	COUNTRY	CLASS	SUBCLASS	ABSTRACT	
												YES	NO
N	0	1	4	9	0	4	9	7/85	EPO				
M	0	2	6	0	4	0	9	3/88	EPO				
1	8	8	0	9	0	3	5	11/88	WIPO				
W	0	0	8	2	9	0	3	7/83	EPO	,			
	6	3	7	3	3	3	2	2/88	Japan				хх
			ł	,	1								

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

0	Technical Summary, Multi-flow Computer, Inc., 4/30/87, pp/ 1-(3-7).
	O. Serlin, "The Serlin Report on Parallel Processing", ITOM International Co., Issue No. 7, 12/87, pp. 10-18.
1	IEEE Journal of Solid-State Circuits, "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with on- chip Cache", Horowitz, et al, vol. sc-22, No. 5, October 1987, New York.
	J. Bond, "Parallel Processing Concepts Finally come together in Real Systems", Computer Design, June 1, 1987, pp. 51-74.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if it in conformance and it considered. Include copy of this form with next communication to applicant.

(F rm PTO-1449 [6-4])

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO.	SERIAL NO.
500.28166CX2	N t yet assigned
APPLICANT	

FILING DATE May 14, 2001

HOTTA, tal

GROUP 2152

U.S.	DAT	TENT	DO	CI	INAC	DTIM
U.S.	PA		UU	LL	HVIE	N 1 2

EXAMINER INITIAL			DOCL	JMENT N	UMBER			DATE	NAME	CLASS	SUBCLASS	FILING DATE
9	5	1,	0	1	3	4	1	3/92	Circello et al	395	375	_
a	4	4	3	7	1	4	9	3/84	Pomerene et al			
2	5	0	7	2	3	6	4	12/91	Jardine et al	395	375	5-24-89
2	4	8	7	3	6	2	9	10/89	Harris et al			
2.	4	8	5	8	1	0	5	8/89	Kuriyama et al	395	375	3-26-87
4	4	8	2	5	3	6	0	4/89	Knight, Jr.			
/7	4	7	8	9	9	2	5	12/88	Lahti	395	800	7-31-85
	5	0	4	3	8	6	8	8/91	Kitamura et al	395	775	12-24-87
								,				
				<u> </u>						<u> </u>		
												·

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER				DATE	COUNTRY	CLASS	SUBCLASS	ABSTR	ACT			
													YES	NO
2		4	5	9	2	3	2		12/91	EPO				
6		3	2	8	8	2	4	6	12/91	Japan				xx
	_	4	5	5	9	6	6		11/91	EPO		æ		
n	_6	3	1	3	1	2	3	0	6/88	Japan				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

a	R. Acosta, et al, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors", IEEE Transactions on Computers vol. C-35, No. 9, Sept. 1986, pp. 815-828.
4	D. Ditzel, et al "The Hardware Architecture of the Crisp Microprocessor" ACM, 0084-7495, pp. 309-319.
2	Capozzi et al, "Non-sequential High-performance Processing", IBM Technical Disclosure Bulletin, vol. 27, No. 5, 10/84, pp. 2842-2844.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is c nsidered, draw line through citation if not in conformance and not c nsidered. Include c py f this f rm with next c mmunication t applicant.

(Form PTO-1449 [6-4])

ATTY. DOCKET NO. SERIAL NO. FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office 500.28166CX2 Not y t assigned **INFORMATION DISCLOSURE** APPLICANT STATEMENT BY APPLICANT HOTTA, et al (Use several sheets if necessary) **FILING DATE** GROUP May 14, 2001 2152 **U.S. PATENT DOCUMENTS** EXAMINER FILING DATE DOCUMENT NUMBER DATE NAME CLASS SUBCLASS 7/90 Shintani et al 395 Dig. 1 11/20/87 n 5 2 8 7 6 5 2/94 Kurosawa et al 5 4 4 7 0 4 4/95 Kurosawa et al 7 7 5 5 6 1 5 10/96 Kurosawa et al 4 4 7 2 10/84 6 5 5 Ishii 364 Dig. 1 4 5 9 4 6 5 5 6/86 Hdo et al 364 DIG. 1 4 6 6 9 8 9 12/86 Rorii 395 375 4 6 4 6 2/87 Saito 395 725 7 4 9 4 5 1 7 12/88 Jones et al 395 725 4 0 9 6 6 4/90 Yamaoka et al 395 375 9 2 8 2 2 3 5/90 Dao et al 395 375 FOREIGN PATENT DOCUMENTS ABSTRACT DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS YES NO 0 7 5 8 7/85 **EPO** 0 0 4 2 4 4 12/81 **EPO** 0 2 3 9 8 9/87 **EPO** 0 0 5 9 8/83 **EPO** OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) J. David, "Reducing the Branch Penalty in Pipelined Processors", Computer (July1988), pp. 47-55. Miller et al "Floating-Duplex Decode and Execution of Instruction", IBM Technical Disclosur Bulletin, vol. 23, No. 1, June 1980, pp. 409-412. G. Tjoden et al, "Detection and Parallel Execution of Independent Instructions", IEEE Transaction, vol. C-19, N /. 10, Oct ber 1970, pp. 989-895/ DATE CONSIDERED **EXAMINER** EXAMINER: Initial if/citation is a naider d, draw lin thr/ugh citation if not in a nformance and n t considered. Include c py f this // rm with next c mmunication to applicant.

(F rm PTO-1449 [6-4])